Transient errors induced by radiations cause bit-flips in flip-flops (flip-flop soft errors).
I. INTRODUCTION
Bit-flips caused by high-energy particle strikes (soft errors) are one of the leading reliability concerns in digital systems [1] , [2] . Those transient bit-flip faults can result in catastrophic consequences, such as system crash or even undetected data corruptions. The probability of soft errors at system-level increases due to the increased number of devices (i.e., the number of memory cells or flip-flops) in a system [3] . Moreover, as technology scales, the probability of having multiple affected nodes per event (singleevent multiple upsets, or SEMUs) also emerges [4] - [6] . Many device-level or circuit-level techniques are being developed to address SEMUs [7] , [8] . If an SEMU affects multiple logical bits across different components that store logical bits (i.e., multiple memory cells or flip-flops), it becomes a multi-bit upset (MBU).
This work mainly focuses on modeling the effects of soft errors in flip-flips (flip-flop soft errors) because protection mechanisms for flip-flops generally require a high overhead.
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Soft errors in memory arrays, such as dynamic random-access memory (DRAM) or static random-access memory (SRAM), are often protected by efficient coding techniques that detect or correct bit-flips [9] , [10] . Providing an effective mechanism to protect the system against soft errors is crucial for an error resilient system. Soft errors are usually caused by error sources that are difficult to predict or estimate the magnitude, such as cosmic ray or alpha particle strikes, which makes it challenging to provide an error protection mechanism. However, not all soft errors actually cause the system to produce erroneous results. Many bit-flips do not affect the outcome of the application running on the system and disappear (benign errors). Therefore, accurately evaluating the probability of erroneous outcome rates at the applicationlevel is vital for cost-effective soft error resilience. However, many existing work mainly focus on single-bit upsets (SBUs) rather than MBUs, especially for the transient errors in flip-flops (flip-flop soft errors).
Radiation testing can be used to study the overall soft error resilience of a design [2] , [11] . However, it is only available after the chip is produced. Besides radiation testing, there are two types of approaches to evaluate the VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ application-level effects of soft errors. As an analytical mechanism, architectural vulnerability factor (AVF) analysis calculates the portions of the logical bits in the system that can affect the correct execution of an application [12] . However, AVF analysis tends to overestimate the effects of soft errors [13] . Another common approach is an evaluation through statistical fault injection [14] . In this case, the error resilience level of a system is evaluated through a large number of simulation (or emulation) runs with random fault injections. However, this approach requires significant amount of time and effort to obtain statistically meaningful results. The effort for fault injection runs significantly increased when modeling flip-flop soft errors, which requires slow RTL simulations to obtain accurate results [15] . Alleviating the required effort for fault injection runs is crucial when exploring a large design space to find costeffective error resilience solutions. Many approaches have been developed for efficient fault injections, such as reducing the fault injection sites [16] or simulation scale [17] , [18] . GangES proposed a mechanism to reduce the overall simulation time by early terminating unnecessary simulations [19] . The error resilience level of a target system can be estimated using fault injection results on an existing system, given that those systems share the same instruction set architecture (ISA) [20] .
In this work, we present a mechanism to estimate the application-level effects of flip-flop MBUs using the fault injection results that model flip-flop SBU cases only. In other words, once we conduct fault injection runs for singlebit flips, our mechanism models the effects of multi-bit flips without requiring additional fault injection runs that inject multiple bit-flips. This estimation model can reduce the efforts for soft error resilience evaluation because the resource-consuming fault injection runs can be limited to single-bit injections only. It is also possible to use estimated values on SBU effects rather than actual fault injection results, suggested by Jiao et al., in their two-level approach [21] .
The contributions of this paper are two folds. First, we present evaluation results through fault injection runs that model the effects of multi-bit flip-flop soft errors in processor cores. We model MBUs up to four bit-flips per event. We showed a part of the MBU fault injection results in our previous publication [20] , but the results were limited to two bit-flips and did not contain application-level details. The detailed raw MBU evaluation results in this work provide insights into the effects of flip-flop MBUs on the system-level reliability. Our evaluation targets two different RISC-V processor systems, Rocket [22] and the Berkeley Out-of-Order Machine (BOOM) [23] . Rocket is an in-order processor core, and BOOM is a more complex out-of-order processor core. Second, we develop an estimation model that predicts the effects of MBUs based on the SBU fault injection results. Our MBU estimation model uses two main strategies that address the application's behavior under multiple faults and the number of bit-flips that actually affect the execution. Since this is the first estimation model for the application-level effects of MBUs in flip-flops, we devise a baseline model that uses a simple mechanism for MBU estimation (naïve estimation model). The effectiveness of our model is evaluated by the inaccuracies in the estimation results (estimation error). Our MBU estimation model reduces the estimation error to be smaller than 15.3%, which is 7.0× better than the naïve estimation model.
The rest of this paper is organized as follows: Section II introduces related work that studies MBUs. Section III describes the soft error model for MBUs and resulting types of application-level effects. Section IV introduces our MBU estimation model and discusses the design rationale of the model. Section V evaluates the accuracy of our MBU estimation model based on fault injection results on two RISC-V processor cores. Finally, Section VI concludes the paper.
II. RELATED WORK
Many researchers have proposed various methodologies to assess the resulting effects of MBUs. Some of these studies model the effects of MBUs based on fault injections [24] , [25] , while the rest presents analytical models to estimate the effects of MBUs. Wilkening et al. propose a model that expands the existing AVF model to handle MBU cases [26] . Jiao et al. propose a two-level approach to estimate SBU rates first and then derive the MBU effects quickly using the boundary and histogram analysis on AVF values [21] . Manoochehri et al. introduce an estimation model that estimates a cache's failure-in-time (FIT) rate [27] . Suh et al. calculate the mean-time-to-failure (MTTF) using a Markov model [28] . MBU-calc estimates the probabilities of silent data corruption (SDC) and detected unrecoverable errors (DUE) using multi-cell upset probabilities obtained from test chips [29] .
However, these existing studies mainly focus on soft errors in SRAM arrays, such as data caches or register files. Also, some of these studies do not evaluate the accuracy level of their MBU models against actual fault injection results. In this paper, we discuss MBU soft errors in flip-flops. Unlike SRAM arrays, flip-flops are placed in an irregular fashion in the design and require a different approach for MBU effects estimation. To the best of our knowledge, our work is the first comprehensive study on estimation models for flip-flop MBU soft errors that thoroughly evaluates the accuracy level of the estimation model. Also, unlike AVF-based approaches, our model can distinguish the probabilities of different outcome types depending on the application's erroneous behavior, such as output corruption or crash.
Other soft error studies related to multiple upsets include MBU effects on SRAM-based field-programmable gate arrays (FPGAs) [30] , [31] and temporary multi-node upsets in combinational logic cells [32] .
To address the increasing vulnerability concerns related to MBU cases, many researchers develop resilience techniques that can handle MBUs. Most of the existing techniques focus on providing efficient error detection or correction techniques on regular SRAM arrays, such as multi-level parity or interleaving strategies [9] , [33] . Cheng et al. introduce a systematic framework that explores comprehensive combinations of resilience techniques that find a cost-effective flip-flop soft error resilience solution [8] . This framework also addresses MBUs in flip-flops through SEMU-tolerant circuit hardening and logic-level parity checking and recovery.
III. SOFT ERROR EFFECTS A. APPLICATION-LEVEL OUTCOME TYPES
The effect of soft errors is characterized by observing how bit-flips due to soft errors affect the outcome of application execution. We categorize the outcome of application execution as follows similar to the existing fault injection studies for soft errors [15] , [20] , [34] :
1) Silent Data Corruption (SDC):
The application terminates normally without any indication of errors. However, the results obtained from the execution do not match those of an error-free execution. We verify whether the obtained output files and the standard output (i.e., stdout console output) match the error-free case.
2) Unexpected Termination (UT):
The application terminates abnormally with an error indication, such as a memory access violation, kernel panic, or an arithmetic exception. 3) Hang: The application fails to produce any result or terminate within a specified timeout limit, which is set to 2× the nominal execution time of the error-free case. 4) Vanished: The obtained output from the application execution matches that of the error-free case. This type implies that the injected bit-flips may have been masked or overwritten during the execution.
UT and Hang outcome types are often treated as the same class, called Detected but Uncorrected Error (DUE) [8] , [26] . The estimation approach we introduce in this work is applicable even if UT and Hang outcome types are merged into DUE.
B. SOFT ERROR MODEL
SBUs can be modeled by injecting a bit-flip into a randomly selected bit during the application execution. Modeling MBUs needs more considerations than SBUs because it needs to select multiple target bits. MBU studies that model bit-flips in SRAM arrays use various patterns (e.g., 2×1, 4×1, or 2×2) to select bit-flip targets [26] , [27] , [35] . The patterns and the associated probabilities are often obtained through radiation testing. However, a similar approach is not directly applicable to flip-flops (or latches) because unlike SRAM cells, flip-flop cells are not always placed in a regular grid layout.
When modeling MBUs with n-bit flips, we first select a flip-flop at random and then select the rest n − 1 flipflops based on the proximity to the initially selected flipflop. We use the Euclidean distance from the center of the cells to measure the distances. In our evaluation experiment, the locations of the flip-flops are obtained from the placedand-routed results using the Synopsys Design Compiler and the IC Compiler. We used a commercial 28nm technology library for the synthesis and placement. Fig. 1 shows an example case of selecting target flipflops for a 4-bit MBU. The figure shows placed cells for a part of BOOM, which is one of the two target processor cores we used in the evaluation in Section V. The cells in gray color represent flip-flops, while the other rectangles are the other cells of the processor core module (e.g., inverters, multiplexers, or XOR gates). The initially selected target flip-flop is ROB/rob_tail[0], which is a part of a bit-vector that indicates the tail location of the reorder buffer (ROB). The closest flip-flop to the initial target is ROB/BRorJALR [6] . This flip-flop indicates if an entry in ROB is either a branch or jump-and-linkregister (JALR) instruction. The second closest flip-flop is another bit in the same bit-vector as the initial target flip-flop (ROB/rob_tail [2] ). Finally, the third closest flip-flop is RenameStage/MapElement[2] [1] , which belongs to a different submodule (the rename stage module). As this example shows, the locations of the flip-flops are not regular. Also, when selecting nearest neighbor flip-flops, flip-flops in different data objects (e.g., different bit-vectors) or even in different submodules can be selected as the target flip-flops. When injecting bit-flips, all bit-flips are injected at the same cycle, which is a randomly-selected cycle during the application execution.
IV. MBU EFFECTS ESTIMATION MODEL
In this section, we introduce estimation models for MBU soft errors, including a nave model and our proposed model. Our MBU model improves the accuracy of estimation by incorporating the relationships between the erroneous outcome types and the layout (i.e., floorplan) information of the target design.
A. METRIC FOR ESTIMATION ERROR
Before we begin our discussion on estimating applicationlevel outcome rate for MBU soft errors, we first define the VOLUME 7, 2019 way we evaluate the level of errors in the estimation. p n (A, T ) denotes the outcome rate of application A for outcome type T measured using fault injection that injects n-bit flips, and p n (A, T ) denotes the estimated rate for the same case. That is, p 3 (app1, SDC) = 1% means that on average, one out of 100 cases of fault injection runs that inject a 3-bit flip during the execution of app1 resulted in SDC.p 4 (app2, UT ) = 2% means that our estimation model estimated that it would have 2% chance of having UT when there is a 4-bit flip during the execution of app2.
We measure the level of estimation error using a relative difference scaled by the actual fault injection result. The estimation error E is calculated as follows:
For simplicity, we may report the average estimation error across all m benchmark applications.
We did not use the geometric mean to summarize the estimation errors because the geometric mean that summarizes the ratios might average out the differences when there are overand under-estimations exist together.
B. NAÏVE ESTIMATION MODEL
It is intuitive that the resulting erroneous outcome rates would not increase proportionally to the increased number of bitflips in an MBU case (i.e., p n = n × p 1 ). Otherwise, p n may exceed 1 with a large number of bit-flips. Our fault injection results in Section V evidently show that they are not directly proportional, and that is why an estimation model for MBUs is required. A naïve approach to estimate the rate of an erroneous outcome type T under n-bit MBU is simply considering the probability of having at least one bit-flip that would cause the outcome type T under an SBU situation. This naïve estimation can be calculated by subtracting the probability of the case where all n-bit flips are not resulting in outcome type T from one as follows:
However, this approach results in very high degrees of estimation error. As we show in Section V-B, the average estimation error can be higher than 50%. Our model improves the estimation error using two strategies as we discuss in the following subsections.
C. ESTIMATION STRATEGY 1: OUTCOME TYPE PRECEDENCE
Even with multi-bit flips, the outcome type of an application would be determined to be one of Vanished, SDC, UT, or Hang. When there are multiple bit-flips in the system, the behavior of the application can be different from the case where there is only one bit-flip. For example, suppose a bitflip in flip-flop F i at cycle C results in an SDC and a bit-flip in flip-flop F j at the same cycle results in an UT. It is possible that a two-bit flip that happens in F i an F j at cycle C results in Hang or Vanished, which are the same with neither of the SBU cases. However, in our MBU estimation model, we use a simplified model that assumes the resulting application outcome under MBU is one of the outcome types that each individual bit-flip makes (i.e., the outcome type would be either UT or SDC in the previous example).
If an outcome type caused by a bit-flip manifested as the final outcome type and suppressed other outcome types that may have been resulted by other bit-flips, we consider the final outcome type has precedence over other outcome types. In the previous example, the bit-flip in F i would have resulted in SDC at the end of the application execution under an SBU case. However, due to the bit-flip in F j that happened simultaneously with F i , the application might terminate early without a chance to finish the execution and produce a corrupted output. In this case, UT has precedence over SDC.
The precedence levels between the outcome types may depend on the application's nature. In some applications, the opposite scenario of the previous example is possible. However, in our MBU estimation model, we simplify the precedence relations as a fixed ordering as follows regardless of the situation:
A > p B means outcome type A has precedence over outcome type B. Fig. 2 shows some example cases of the resulting final outcome type based on the precedence levels. The rationale behind the relationship is as follows. Hang has the highest level of precedence because it means the application has an error that prevents it from making any progress or makes it unresponsive. In such a situation, the application cannot explicitly report an error to become UT or produce an incorrect output to become SDC. UT has a higher precedence level over SDC as we described in the previous example.
Vanished has the lowest precedence level because any bit-flip that results in a non-Vanished outcome could manifest itself as the final outcome if it happens along with benign faults. Using these precedence relations, we calculate the estimated rate as follows.
where p * 1 (A, T ) is the sum of all SBU outcome rates that have lower precedence than T . For example, p * 1 (A, UT ) = p 1 (A, SDC) + p 1 (A, Vanished) . The first term in (5) indicates the probability that all n bit-flips would result in the outcome type T or outcome types that have lower precedence than T in the SBU case. This term calculates the probability of those n bit-flips assuming the bit-flip events are independent (i.e., multiplying the sum of all SBU probabilities by n times). Due to the precedence relation, the final outcome type of those cases will become T except for one situation. That situation is the case where all n bit-flips have lower precedence than T , and this case is addressed by subtracting the second term in (5) . Intuitively,p precedence n (A, T ) calculates the probability of having at least one bit-flip that causes the outcome type T while the rest n − 1 bit-flips have equal or lower precedence level than T .
This first estimation strategy can be applied when clear precedence relationships are found between the outcome types. If the target system is evaluated under a different categorization of the outcome types that cannot be fully ordered, then some of the outcome types have to be merged into one outcome type.
D. ESTIMATION STRATEGY 2: EFFECTIVE NUMBER OF BIT-FLIPS
Our MBU estimation model with precedence levels reduce estimation error levels from the naïve model. However, it tends to overestimate the erroneous outcome rates compared to the actual fault injection results. One of the main reasons is that not all bit-flips are independent of each other. For example, suppose two bit-flips affect two different bits in the same register value that contains a memory address pointer. Due to the bit-flips, the application may perform an invalid memory access that terminates the application. However, the same termination could be caused by only one of the bit-flips in the address pointer. Considering these two bit-flips as independent faults would over-estimate the effects of the faults.
To address this discrepancy, we calculate the effective number of independent faults in the target system. When selecting n flip-flops to model an MBU case, we check if some of the selected flip-flops belong to the same data object (Fig. 3 ). In our model, we simply check if the flip-flops are parts of the same bit-vector in the original hardware description language (HDL) source code. For example, all flip-flops that correspond to reg value [31:0] in Verilog are considered as flip-flops of the same data object, and any number of bit-flips happen in those flip-flops are counted as a single bit-flip. We denote the average number of distinct bitflips obtained using this method as eff (n). Table 1 shows the effective number of bit-flips in Rocket and BOOM that are averaged over all target flip-flops in the design. It is true that this generic approach for estimating the effective number of bit-flips may not capture some of the unique cases. For example, in Rocket, the machine interrupt enable register (mie) is created as a 64-bit vector, but individual bits in the vector affect the system in different ways. These design-specific exceptions can be addressed per target system for better estimation accuracy.
Using the effective number of bit-flips, we extend our estimation model as follows.
p n (A, T ) replaces the exponents (i.e., n) inp precedence n (A, T ) with eff (n) to reflect the adjusted number of affected bits.
To apply our MBU model, one should begin with the SBU fault injection results. The SBU fault injection results may be obtained using RTL simulations or FPGA emulations with a fault injection campaign. Once the SBU statistics are collected, the target design needs to go through the synthesis and place-and-route steps to identify the locations of the flipflops in the design. Using the placed design, we can identify which flip-flops will be flipped together under the MBU soft error model. Using the RTL source code, we can identify how many of those flip-flops in the n-bit targets belong to the same data object. The effective number of bit-flips obtained in this way can be applied to (6) to estimate the MBU results.
V. EVALUATION
In this section, we describe our evaluation setup for the fault injection runs and present the collected MBU fault injection results. We also evaluate the accuracy levels of our MBU estimation model.
A. EVALUATION SETUP
Rocket and BOOM provide extensible sets of parameters to configure the processor cores. We used the same processor core configurations as in our previous study [20] . Tables 2 and 3 We use eight applications from the SPECINT 2000 benchmark suite, which is widely used for fault injection studies [36] - [38] . In this work, we execute a single binary executable without an operating system (i.e., baremetal program) on the target processor core for each fault injection run. The SPECINT benchmark applications are executed using the MinneSPEC input datasets [39] . Table 4 lists the number of clock cycles per each benchmark application and the size of the fault space (i.e., number of clock cycles × number of flipflops).
As Table 4 shows, the sizes of all possible fault cases are prohibitively large to perform fault injections that cover the entire fault space. Therefore, it is a common approach to employ a statistical fault injection (SFI), which is essentially the Monte-Carlo simulation, to get statistical observations of the soft error resilience [14] , [40] . The observation obtained through SFI is also an approximation of the real value, but the confidence level of the SFI can be increased with larger sample size. For each application, we collect more than 40,000 fault injection samples for each MBU case from one to four bit-flips per injection. MBU fault injections use the soft error model described in Section III-B that selects the target flip-flops based on their proximity in the design floorplan. We have used the same sample size for SBU and MBU because the MBU fault space size is not larger than the SBU fault space size in our fault model. In an MBU case, once the initial target is selected, the rest n-1 flip-flop targets are automatically determined based on their proximity. In total, the collected fault injection samples are more than 1.28 million samples (40,000 samples × 8 applications × 4 MBU cases) for each processor core.
We use a Field Programmable Gate Array (FPGA) emulation of the processor cores to perform fault injection runs. The FPGA setup is based on the Rocket Chip Generator's FPGA emulation setup 1 that uses the Xilinx Zynq-7000 FPGA devices. Flip-flop MBU soft errors are modeled using a fault injector module inside the FPGA. The fault injector module is similar to the one presented in our previous work [20] except that it is also capable of flipping multiple flip-flops in a single cycle. For every flip-flop in the design, an extra XOR gate is added to combine the original input with an error injection signal. If the error injection signal is asserted, the input to the flip-flop is inverted, and that effectively emulates a bit-flip. Those error injection signals are controlled by a module that is connected to an embedded CPU (Xilinx Zynq Processing System ARM cores) through an AXI interface. The embedded CPU on the Zynq FPGA runs simple monitoring software that controls error injection and collects the execution results. Fig. 4 and Fig. 5 compare the results of fault injection runs and the estimation models for Rocket and BOOM, respectively. The white bars in the graphs show the observed outcome rates obtained from fault injection runs on FPGAs (i.e., p 1 , p 2 , p 3 , and p 4 ). The dark blue bars are the estimated outcome rates (i.e.,p 2 ,p 3 , andp 4 ) obtained using our MBU estimation model (6) . Finally, the thin light blue bars represent the estimated results obtained using the naïve model (3) . Since the estimations are based on the single-bit fault injection results (p 1 ), there are no estimated values for the SBU cases (i.e., there is nop 1 ). The estimated rates for the Vanished 
B. EVALUATION RESULTS
The fault injection results clearly display that as the number of bit-flips increase, the erroneous outcome rates (i.e., SDC, UT, and Hang rates) also increase, but they are not directly proportional to the number of bit-flips. For instance, the UT rate of the vpr application on Rocket for single bit-flip (p 1 (vpr, UT )) is 10.9% (Fig 4b) . If the number of bit-flip increases to 4, the UT rate (p 4 (vpr, UT )) becomes 28.9%, which is much smaller than 10.9%×4. The naïve model estimates the outcome rate (p naive 4 (vpr, UT )) as 36.8% which is better than the proportional scaling. However, the naïve estimation is still largely different from the observed fault injection results.
In contrast, our MBU estimation model closely models the effects of multi-bit soft errors. For both processor cores and across the evaluated benchmark applications, the differences VOLUME 7, 2019 between the fault injection results and the estimated rates are very small. For example, for BOOM, the measured SDC rate of the crafty application with 4-bit fault injection in Fig. 5a is 5.14%, and the estimated rate is 5.16%. The estimation error for this case is smaller than 0.4%. Please note that even the measured outcome rate (i.e., p 4 (crafty, SDC)) may have certain degrees inaccuracy because the fault injection is based on random sampling. The 95% confidence interval for p 4 (crafty, SDC) under normal approximation is ±0.14%.
The worst estimation error (i.e., the case with the largest discrepancy between the fault injection result and the estimated rate) is observed for the UT rate estimation of the twolf application on BOOM. Although the estimation error is 34.7% for this case, it is still a 2.3× improvement over the naïve model. Tables 5 and 6 summarize the improved estimation error levels of our model over the naïve estimation model for Rocket and BOOM, respectively. Our MBU estimation model improves the estimation error across all erroneous outcome types and all MBU cases. The overall improvement (i.e., the geometric mean of all erroneous outcome types and MBU cases of 2-, 3-, and 4-bit flips) is 7.8× and 7.0× for Rocket and BOOM, respectively.
One of the strengths of our estimation model is that it can estimate the expected outcome rate per each outcome type, but the model can treat all erroneous outcome types as a single category as well. If we merge all erroneous outcome types (i.e., SDC, UT, and Hang) as a single category as AVF-based models, the resulting estimation error is less than 5% and 8% for Rocket and BOOM, respectively.
We also test the effectiveness of the two estimation strategies in our MBU model individually. When only the first strategy that accounts the precedence levels is applied over the naïve model (5) , the overall improvement is 3.3× for Rocket and 1.7× BOOM. If only the second strategy that considers the effective number of bit-flips (eff (n)) is applied over the naïve model, the overall improvement is 1.7× and 1.2× for Rocket and BOOM, respectively.
C. MBU ESTIMATION FOR DIFFERENT BIT-FLIP PATTERNS
As we discussed in Section III-B, the primary fault model we use in this work injects n-bit flips in closely located flip-flops to model MBUs. However, depending on the technology and the circuit layout, a different pattern of MBU faults (e.g., multiple bits in a straight line) might frequently occur. We conducted an additional set of fault injection runs and estimation accuracy evaluations to verify that our approach is applicable to other MBU patterns. In this experiment, we did not assume a specific bit-flip pattern. Instead, at each error injection run, we randomly select n flip-flops from the target processor core regardless of the location of the flip-flops. Besides the MBU model, all other configurations are the same as the previous experiment setup, including the number of collected fault injection samples.
The relevant part of our MBU estimation model that is affected by a different bit-flip pattern is the number of effective bit-flips (eff (n)). Compared to the case that selects nearest neighbor flip-flops, selecting random flip-flops from the entire processor core decreases the chance of having multiple bit-flips in the same data object. This is reflected in the recalculated eff (n) values in Table 7 , which are closer to the actual bit-flip counts (i.e., eff (n) ≈ n). Table 7 also shows the resulting estimation error levels of the additional experiment. The estimation error levels are similar to those of the previous experiment in Tables 5 and 6 , which means that our MBU estimation model is still effective even with a different MBU pattern. 
D. LIMITATIONS OF OUR EVALUATION
In this work, we only use benchmark applications that produce explicit results in output files at the end of the execution. Applications that cannot be evaluated by our outcome categorization (e.g., interactive application) or system software (e.g., daemons and operating systems) may require a different evaluation approach. Also, we focus on processor cores that belong to the same RISC-V ISA. Future work must address other digital system designs as well, such as processors that use different ISAs, graphics processing units (GPUs), and accelerator designs [11] , [41] - [43] .
Although we thoroughly evaluated the SBU and MBU cases with a large number of fault injection samples, those samples do not cover the entire fault space. An alternative approach is possible that tries to cover the entire fault space. Hari et al. merge multiple fault cases in a simulation run to make the simulation time tractable [16] , [19] . However, this approach may introduce a different source of inaccuracy when heuristic approaches are used for pruning equivalent fault cases.
VI. CONCLUSION
The MBU estimation model introduced in this work estimates the application-level effects of MBU flip-flop soft errors with high accuracy. This model requires fault injection results of SBU cases only, which reduces the effort for modeling error resilience levels of a given system. The accuracy levels of our MBU estimation model is verified using actual fault injection results that include a wide range of applications and multiple bit-flip counts. The accuracy evaluation is conducted on two processor cores with different levels of design complexity. We have verified that our estimation model closely predicts the application-level effects of MBU soft errors, and the evaluation is also cross-checked using a different bit-flip pattern. The extensive evaluation results demonstrate that our MBU estimation model can be applied to various target fault scenarios associated with MBU soft errors. Our MBU estimation model can contribute to reduce the efforts for modeling system-level soft error effects and facilitate developing error resilient systems.
